Abstract-A dual-node split-gate silicon-oxide-nitride-oxidesilicon cell with a novel read scheme is proposed for 2-bit/cell operation. Using suitable gate screening bias in reverse read, bit coupling can be reduced, even when low read V D is used to keep read disturb under control. The proposed read scheme maintains the memory window for dual-bit/cell operation for deeply scaled cells. Two-dimensional process, device, and Monte Carlo simulations are extensively used to design and understand cell operation.
I. INTRODUCTION

S
ILICON-OXIDE-nitride-oxide-silicon (SONOS) cells are widely used in embedded NOR Flash applications [1] , [2] . In particular, multibit cells are of recent interest due to increased demand in memory density [3] , [4] . The 2007 ITRS update projects a total physical gate length (L G ) of 0.11 μm around 2010 [5] for multibit cells. The challenges associated with L G scaling of multibit SONOS cells are important to address. The charges have to be kept physically isolated on the source (S) and drain (D) sides, memory window reduction due to bit coupling [6] during reverse read needs to be kept under control, and read V D must be kept low enough (note that reduced read V D increases bit coupling) to prevent read disturb for scaled cells. Specially designed split-gate cells where the ONO stack was patterned using either a sidewall spacer combined with a damascene process [7] or dual patterning of deposited polysilicon [8] were used for better physical isolation of charges compared with simple stack-gate cells [3] . While spatial separation of 2 bit is achievable, bit coupling still remains a concern in [7] that electrostatically resembles a stacked gate cell with isolated charge storage nodes, while in [8] , independent control gate (CG) access is needed to make the channel conductive. Recently [9] , channel-engineered SONOS cells having a combination of compensation and halo implants were used to optimize bit coupling and read disturb. Such a channel engineering scheme becomes inefficient as incorporation of effec- tive compensation implant dose inside a channel is difficult to control as the channel length scales. Therefore, reduction of bit coupling at short L G while keeping read disturb under control becomes challenging, and an alternative read scheme must be proposed to maintain the memory window as L G is scaled.
In this letter, 2-D process, device, and Monte Carlo [10] simulations are used to design a split-gate cell with two program gates and to demonstrate a novel gate-assisted read scheme. This scheme helps to reduce read V D during reverse-read operation and provides negligible bit coupling while keeping read disturb under control. Compared to that in stack-gate cells under conventional reverse-read scheme, a much larger memory window can be maintained using the new scheme as L G is scaled.
II. SIMULATION DETAILS
Simulations are performed with the SENTAURUS process and device simulator SPROCESS and SDEVICE, respectively, with carefully selected physical models [11] . The hot-carrier simulations are performed using a fixed-field full-band Monte Carlo code SMC [10] . Both split-and stack-gate cells having different L G 's but identical ONO (from top to bottom) thickness of 6/8/5.8 nm and doping schemes are simulated. Note that the length of each gate for the split-gate cell is half of (L G minus gap length). A narrow split (20 nm) is achieved using the spacer patterning technique. The junction depth (implant energy) and channel implants (dose) are suitably adjusted for cells with different L G 's to achieve an almost identical natural V T (1.58 V at L G = 0.2 μm, which slightly increases to 1.7 V at L G = 0.09 μm due to a reverse short-channel effect). 
III. RESULTS AND DISCUSSION
In the split-gate cell, the gap fringe capacitances (due to the finite height of polysilicon contacts on both sides of the gap) couple the gate potential to the gap [12] , hence preserving the current continuity inside the channel. It is interesting to observe that the removal of CG allows flexible lateral scaling of cells. Fig. 2 shows the impact of gap interval adjustment on gap electrostatic potential. It is worthwhile to note that if the split design is not too stringent, the potential remains almost continuous, even for a slightly wider gap, and ensures channel conduction. However, if the gap oxide is replaced with air, a significant dip in potential is observed, which indeed confirms gate fringe field coupling to the gap to maintain conduction.
For both split-and stack-gate cells, rectangular charge packets (40-nm length from the gate edge) of suitable magnitude are placed to achieve a particular V T shift in the reverse-read scheme [3] . A read V D of 1 V is chosen to keep read disturb under acceptable limits for L G down to 90 nm [13] . In the new read scheme, for sensing bit-1 (G1) in the split-gate cell under reverse-read mode, a constant V G is applied to G2, S is kept at read V D , while V G at G1 is swept (V G1 should be chosen between natural V T and programmed V T for spot read). Note that V G2 must properly be chosen [equals natural V T plus programmed V T shift (1.6 V)] to cause channel inversion under G2 (irrespective of bit-2 under G2 being in programmed or erased state) to maintain channel conduction. Biases are interchanged for all terminals for reverse read of bit-2. Fig. 3 shows the I-V characteristics of L G = 0.16-μm split-gate (left-hand side) and stack-gate (right-hand side) cells. Note that the fresh-cell (unprogrammed) I-V characteristics are similar for both stack-and split-gate cells due to identical channel and S/D doping. However, when bit-1 charge is suitably adjusted to have a V T shift of 1.6 V in reverse read (with V D = 1 V at S, V G2 = 3.3 V, V G1 being swept, 0 V at D for the split gate, and V G being swept while V D = 1 V at S for the stack gate) for both split-and stack-gate cells, the forward I-V characteristics (with V D = 1 V at D, V G1 = 3.3 V, V G2 being swept, 0 V at S for the split gate, while S and D biases being interchanged for the stack gate) are different. The current in the split-gate cell under forward read is much larger (but similar to that in the unprogrammed cell for complete charge screening at G1), which results in a much lower V T when compared with that in the stack-gate cell. However, for the stack gate, at similar read V D , the forward V T is higher than that in the unprogrammed cell, which is not desirable. A low forward V T in the split-gate cell results in excellent operation window [which is quantified by taking difference between the maximum bit-1 V T shift in reverse read (i.e., 1.6 V) and the corresponding forward V T shift (at designed read biases for split-and stack-gate cells)] (see Fig. 4 ). For uniform charge screening, the operation window in the split-gate cell preserves excellently, even in deep L G scaling. In contrast, for charge screening by drain depletion boundary (at read V D ) in the stack-gate cell [14] , the operation window degrades severely and eventually more at shorter L G . Later, even the use of high read V D cannot completely recover the operation window other than enhancing the risk for read disturb. Encompassing all, the present gate-assisted reverseread scheme seems suitable to maintain the operation window, even on deep L G scaling for specially designed split-gate cells at low read V D . Fig. 4 . Impact of L G scaling on operation window (see the text for the definition) for split-and stack-gate cells with proposed gate-assisted and conventional reverse-read schemes, respectively. The read V D is kept at 1 V for the split gate cell, while the stack-gate cell is read at 1 and 1.6 V, respectively (indicated in data label). Finally, for uniform charge screening in the present read scheme, the split-gate cell maintains a flat operation window, irrespective of the stored-charge location (near the gate edge or gap). However, to avoid corner injection (near the gap) in the program gate, the channel hot-electron (HE) injection (CHEI) is used to program cells with suitable gate bias adjustment. Fig. 5 shows the impact of bit-1 program bias (V G1 ) on electron energy distribution (EED) obtained through Monte Carlo simulations inside the gap. For low V G1 (∼program V D ), the channel pinched off near the gate edge (of the D side) and causes the appearance of the peak electric field there (see Fig. 5 , inset). However, for high V G1 , the second peak (of insubstantial magnitude compared to the first one) in lateral electric field distribution appears inside the gap (which is more pronounced at short L G ) and produces HE (E > 3.1 eV) (inside the gap). However, in agreement with the EED tail in 
IV. CONCLUSION
To summarize, 2-D process and device simulations were used to design dual-node split-gate SONOS Flash EEPROM cells and to demonstrate a novel gate-assisted reverse-read scheme for multibit/cell operation. A proper gate sensing bias allowed low read V D to keep read disturb under control and, at the same time, also keep bit coupling under control to maintain a high memory window for deeply scaled cells. The proposed cell structure and reading scheme show better promise for scaling multibit SONOS cells compared with their stack-gate counterparts under the conventional reverse-read scheme.
